Introduction
Power consumption is an important issue the semiconductor ecosystem is trying to address. It concerns electronic product providers across all segments. For example the power consumption in the CMOS device is major concern with Static power , Technical Study on Low Power VLSI methods
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The static power dissipation is due to reverse saturation, sub-threshold and leakage current and occurs especially when the device is in idle mode. The dynamic power dissipation occurs due to charging and discharging of load capacitance and short-circuit current when both the NMOS and PMOS devices remain 'on' for a short time duration P switching = afC eff V dd ------(1.2)
where 'a' is switching activity, 'f' is switching frequency, Ceff is effective capacitance and Vdd is supply voltage.
P short-circuit = I sc V dd f--------(1.3)
where Isc is short-circuit current during switching, Vdd is supply voltage and 'f' is switching frequency.
Dynamic power can be lowered by reducing the switching activity and clock frequency, which affects performance, and also by reducing the capacitance and There are so many numbers of ways to over come this power consumption problem. In this further section of paper deals with the possible techniques available for the power management in an IC for long battery life .
Methods of Power Management
Due to the increased circuit density and speed, the power dissipation has emerged as an important consideration in circuit design. 
Logic resizing (transistor resizing)
The length-to-width ratio of transistors determines the driving strength and speed. Consider a part of the circuit part as shown in the below figure 2.1. Suppose that the gates are not on the critical delay path and should be size down. We can size down the first gate, the second gate, or both, subjected to the available sizes in the cell library as long as the path delay is not violated [12] . If the path contains many gates, the optimization problem quickly becomes very complicated. can balance the delay. However, the addition of more numbers of buffers increase the power dissipation. In this above example among this four pin in NAND gate pin swapping is applied in this example a high activity net is connected to the pin no 4 that is pin "d" which has the minimum input capacitance. To achieve the minimum input capacitance pin swapping is done between the pins "a" and "d".
Pin swapping

Using multi-threshold voltage
Advanced CMOS technology can also allow very To compensate for the reduction in logic performance:
larger power supply voltages can be used to at the expense of increased active power for similar performance, larger device widths for the power interrupt switch can be used to minimize performance impact, at the expense of increased area and power for entering and existing sleep mode, and adjustments in device implants to allow moderately high threshold values is another technique that can be used to increase performance of the device during idle mode.
Multi-supply voltage (voltage islands)
Multi-Vdd is an effective method to reduce 
Dynamic Voltage Scaling
Dynamic voltage scaling (DVS) is a standard
technique for managing the power consumption of a system. It is based on the fact that the dynamic (switching) power P of CMOS circuits is strongly dependent on the core voltage V and the clock frequency f according to
P α f v 2 ------(2.8.1)
Under the assumption that the number of clock cycles required for a computation is independent of the core frequency, the execution time is inversely proportional to the frequency. The total energy E for the computation is then proportional to the square of the voltage:
E α v 2 ------(2.8.2)
Note that the total energy for a computation is not depend on the frequency, but a reduced core voltage requires a reduction of the clock frequency and therefore implies a longer overall execution time. The assumptions behind Equation (2.8.2) are highly uncertain as they ignore other system components in particular the bus and memory. The other components impact the execution time of a program leading to a much more complex dependence on the processor frequency [13] . 
Dynamic Voltage and Frequency Scaling
Power shutoff or power gating
Power Gating is effective for reducing leakage • Power gate size
• Gate control slew rate:
• Simultaneous switching capacitance
• Power gate leakage
Memory Splitting
Off-chip memory accesses are very expensive Experiments are to be carried out to study this mechanism and its predictions on other types of SOI devices.
Operand Isolation
The idea of operand isolation is to identify redundant operations and, using special isolation circuitry, prevent switching activity from propagating into a module whenever it is about to perform a redundant operation. Therefore, the transition activity of the internal nodes of the module and, to a certain extent, its transitive fanout is reduced significantly, and G1, the output of a0 is not used to compute the values to be stored in registers r0 and r1. However, a0
will continue to compute a new output whenever there is switching activity at its inputs A and B, therefore consuming power by executing redundant computations. For long periods in which the output is not used, this power overhead can be substantial. 
